Saturday, 27 Nov, 2021

+91-9899775880

011-28082485

011-47044510

Design of PLL Using CSVCO in 45nm Technology

International Journal of Research in Signal Processing, Computing & Communication System Design

Volume 2 Issue 1 & 2

Published: 2016
Author(s) Name: Dr. D. R. V. A. Sharath Kumar, J. Nageswara Reddy, A. Dileep | Author(s) Affiliation:
Locked Subscribed Available for All

Abstract

Phase-Locked Loop, an electronic circuit that controls an oscillator so that it maintains a constant phase angle (i.e., lock) on the frequency of an input, or reference signal. A PLL ensures that a communication signal is locked on a specific frequency and can also be used to generate, modulate and demodulate a signal and divide a frequency. PLL is used often in wireless communications where the oscillator is usually at the receiver and the input signal is extracted from the signal received from the remote transmitter. Design a low power fast-locking PLL by reducing delay and power consumption in GPDK 45nm technology using cadence virtuoso environment. For this purpose, we have designed various individual blocks of PLL by taking into consideration various parameters and simulated. The various blocks are Phase Frequency Detector (PFD), Charge Pump, Loop Filter, Current Starved Voltage Controlled Oscillator CSVCO) and Frequency Divider (FD). Here current starved voltage controlled oscillator have been considered for superior performance in form of low power consumption and wide tunable frequency range. The simulation is carried out in the Spectra simulator. The simulation results of PLL and its blocks are reported in this work. It is found that the designed PLL consumes 81.63 uW power from a 1.8V D.C. supply and have a lock time 41.47ns.

Keywords: PLL, PFD, CS-VCO, Concepts of Lock Range, Lock Time, Jitter, Dead Zone and Passive Low Pass Filters

View PDF

Refund policy | Privacy policy | Copyright Information | Contact Us | Feedback © Publishingindia.com, All rights reserved