Verification of GPIO Core Functions using Universal Verification Methodology
Published: 2015
Author(s) Name: K. Niranjan Reddy, U. DhanaLakshmi, P. V. Y. Jaya Sree |
Author(s) Affiliation:
Locked
Subscribed
Available for All
Abstract
The OPB GPIO design provides a general purpose input/output interface to a 32-bit On-Chip Peripheral Bus
(OPB). The GPIO IP core is user-programmable general purpose I/O controller. That is use is to implement functions that are not implemented with the dedicated controllers in a system and require simple input and/or output software controlled signals. It is one of the important peripheral that is listed on any FPGA board. In this project we are atomizing the operation of the GPIO by writing the code in SYSTEM VERILOG and simulating it in QUESTA MODEL SIM. The main aim of this project is to verify the output by using GPIO pins depending up on the preference the code. We verify the GPIO modules by using UVM [Universal verification Methodology]. The functional verification of the RTL design of the GPIO is carried out for the better optimum design.
Keywords: GPIO, OPB, QUESTA MODELSIM, System Verilog, FPGA
View PDF